Alternating current admittance of DNTT-based metal-insulator-semiconductor capacitors J. Appl. Phys. 115, 093702 (2014) Five-element circuit model using linear-regression method to correct the admittance measurement of metal-oxide-semiconductor capacitor The authors present a linear-regression method based on a five-element circuit model to correct measured capacitance-voltage and conductance-voltage curves. This model explains the effects of series resistance and parasitic capacitance/inductance on the frequency dispersion of measured capacitance and the magnification of measured conductance. These extracted parasitic components show significant dependencies on the geometry of capacitor structure, thereby causing different frequency-dependent capacitance characteristics in measurements.
I. INTRODUCTION
Currently, measurement of capacitance-voltage ͑C-V͒ and conductance-voltage ͑G-V͒ curves is a method commonly used to determine equivalent-oxide thickness ͑EOT͒, but also, to extract the interface trap density ͑D it ͒ in metal-oxidesemiconductor ͑MOS͒ capacitors. 1 However, this technique can no longer accurately obtain both EOT and D it values in MOS capacitors with large gate leakage current and series resistance, especially when scaling the EOT below 1.8 nm. 2, 3 An equivalent-circuit approach using distributed voltagecontrolled resistor-capacitor ͑RC͒ networks has been proposed to explain these nonideal behaviors on the measured capacitance curves. 3 It was found that an increase in the measured frequency to the range of radio frequencies ͑RF͒, e.g., over 10 MHz, is a good approach to overcome these bottlenecks by reducing the overall impedance of the equivalent circuit of the dielectric film. 4, 5 Accordingly, RF C-V probes to measure the leaky oxides catch more attention in recent years. 6, 7 Another method in tackling the above issue is to introduce a dual-frequency correction using a three-element circuit model. 8, 9 For better accuracy, four-element 10 and five-element 11 models were subsequently proposed and demonstrated by adding either parasitic inductance or capacitance. In practice, the validity and application limit of the dual-frequency correction method were found to depend strongly on the adopted frequencies and capacitor area. 11, 12 In this study, we propose another five-element circuit model and linear regression of multifrequency admittance measurement targeting to recover the real electrical properties of MOS capacitors as the effects of leakage current and parasitic elements are involved. According to our analyses, the choice of which parasitic component to add, i.e., capacitance or inductance, is closely linked to the structural design of measured devices. In addition, we also evaluated the relative significance of these external components in the admittance correction.
II. EQUIVALENT-CIRCUIT MODEL OF FIVE ELEMENTS
Different to separately extract values of either R S / L S or R S / C S parasitic components in previously reported circuit models, 10, 13 we consider the comprehensive influence of these parasitic components in our correction model and obtain the more reliable capacitance and conductance characteristics of MOS capacitors. Figure 1͑a͒ shows the twoelement parallel circuit model used for typical admittance characterization in an impedance meter, where C m is the measured capacitance and G m ͑=1 / R m ͒ is the measured conductance. Usually, this model cannot describe the real behavior of the small-signal frequency response of a MOS capacitor. Thus, we propose an integrated-circuit model with five elements, as shown in Fig. 1͑b͒ , to correct the measured raw data; C C is the corrected dielectric capacitance in parallel a͒ Electronic mail: cyc@mail.nctu.edu.tw with a corrected conductance G C , where G C includes the effects of both the gate leakage current and the loss due to ac conductance arising from interface traps. In the part of external circuit, the conductance G S ͑=1 / R S ͒ represents all series resistances, in parallel with parasitic capacitance C S and in series with parasitic inductance L S . Equating the real and imaginary parts of the total impedance in Figs. 1͑a͒ and 1͑b͒, we can obtain
Here is the angular frequency. With the assumption of ͑G S ͒ 2 ӷ ͑C S ͒ 2 , the above two equations can be simplified and rearranged as
where D = G / C is the dissipation factor. As seen, a linearregression plot of D m / ͓C m ͑1+D m 2 ͔͒ vs 1 / evidently has an extrapolated value of R S . Also, we further define an equivalent parasitic inductance L equiv , which is equal to the intercept of ͑R S ͒ 2 C S − L S , and whose value can be extracted from the inverse-square dependence on angular frequency , as given by Eq. ͑4͒. To make the above assumption hold, i.e., ͑G S ͒ 2 ӷ ͑C S ͒ 2 , the measured parasitic capacitance C S should be lower than 1000 pF at a frequency of 1 MHz for the typical G S value of ϳ0.01 mhos ͑R S ϳ 100 ⍀ in most cases͒.
III. APPLICATION EXAMPLES AND DISCUSSION
MOS capacitors of the Pt/ Al 2 O 3 / p-Si/ Al-backside structure were fabricated, where Al 2 O 3 was deposited by the atomic-layer deposition technique using trimethylaluminum and H 2 O. The area of the Pt circular dot was estimated to be ϳ3.85ϫ 10 −4 cm 2 using the optical microscopy. The C-V and G-V curves were measured using a HP4284 LCR meter, and the gate leakage ͑I-V͒ characteristics were measured using a Keithley 4200 semiconductor analyzer system. Figure 2 illustrates the measured multifrequency C-V curves before ͑open symbols͒ and after ͑crossover symbols͒ linearregression correction; a series resistance R S of ϳ110 ⍀ can be extracted from Eq. ͑3͒. The inset shows the relationship of 1 / ͓ 2 C m ͑1+D m 2 ͔͒ vs 1 / 2 at different accumulation biases for the extraction of L equiv , where an extrapolated value of L equiv is −5.5 H, implying the dominance of the L S term, rather than the ͑R S ͒ 2 C S term, in our case. We clearly observe the frequency dispersion presented at the accumulation capacitance without the correction, accompanying the C-V rolloff behavior due to the high leakage current. Taking into account the effect of these parasitic components, all of the corrected C-V curves perfectly align with one another. The extracted capacitance equivalent thickness ͑CET͒ was 21 Å based on the accumulation capacitance at V g =−2 V.
The corresponding variation of G-V curves as a function of measured frequency is shown in Fig. 3 . The conductance curve at the accumulation region measured at 1 MHz significantly decreased after the correction, thereby revealing that a small peak existed at the depletion region due to the contribution of interface-state loss. The effect of the external R S does dominate at higher frequencies, relative to the impedance of the overall capacitor. We may overcome this problem by performing the measurement at lower frequencies; so that the effect of R S can be omitted. However, the leakage-current issue becomes more severe at lower frequencies; this fact explains why the conductance at accumulation sharply increases with increasing negative gate voltage as the frequency is lowered to 10 kHz. We can further estimate the corresponding static shunt conductance G st from the I-V characteristics shown in the inset of Fig. 3 . A value of ϳ2 ϫ 10 −4 for G st can be obtained at V g = −2 V, and it contributed the most energy loss in measured conductance curves at lower frequencies.
To clarify the dependence of extracted parasitic components on the capacitor structure, we also prepared two different MOS capacitors, Al/ HfO 2 / n-Si and n + -poly/ SiO x N y / p-Si, respectively, by standard photolithography to pattern various gate areas; the corresponding CET are ϳ24 and ϳ33 Å for the deposited HfO 2 and SiO x N y thin films, respectively. Figure 4 shows the dependence of extracted R S and L equiv on the gate-electrode area for two tested MOS structures, and they exhibit remarkable area dependences ͑R S ϳ 1 / area 1/2 and L equiv ϳ 1 / area͒. Both samples exhibit the same trend: the capacitor with a smaller area possesses higher absolute values of R S and L equiv than that with a larger area. These findings agree with the previously reported study.
14 It was also found that larger gate area enhanced the resultant frequency dispersion ͑not shown here͒. We note here that this area-induced dispersion behavior can be calibrated effectively by our proposed model.
In addition, we examined other MOS capacitors with different high-k dielectrics, e.g., Gd 2 O 3 , and found that the measured capacitances increase with respect to the frequency ͑not shown here͒; this anomalous phenomenon has been observed by other investigators 9 and can also be understood by our proposed model. Figures 5͑a͒ and 5͑b͒ show the simulated effect of the equivalent inductance L equiv and series resistance R S on the frequency dispersion of measured accumulation capacitance. All simulation cases illustrated hereafter considering the respective parasitic components-will converge to the single corrected capacitance C C = 920 pF, i.e., without a frequency-dispersion effect. In Fig. 5͑a͒ , we observe that the measured capacitances exhibit a significant drop with respect to frequency as the value of L equiv becomes positive. It implies that when either the C S term dominates the contribution of the L equiv or the L S term decreases, we will likely measure a substantial decrease in accumulation capacitances with increasing measured frequency. Together with the results from Fig. 4 , we conclude that a positive value of the L equiv may be extracted from a large-area capacitor; accordingly, shrinking the capacitor area causes a negative value of the L equiv due to the external inductance L S of concern. In addition, the measured capacitances are also sensitive to the variation of series resistance R S , as seen in Fig.  5͑b͒ . Lower R S led to the increasing capacitances with respect to measured frequency, whereas higher R S caused the opposite behavior. We thus suggest that relative significance of either series resistance R S or equivalent inductance L equiv strongly correlates the geometry of device structure, measurements, cable-line connection, and other probing system setup, respectively.
IV. CONCLUSIONS
We proposed a five-element circuit model using a linearregression method to correct the capacitance and conductance measurements of MOS capacitors with thin oxides and high-k dielectrics. This correction model is able to recover the real electrical properties of measured C-V and G-V curves by considering the presence of both the series resistance and equivalent inductance. These external parasitic components depend on measured capacitor area, and they resulted in different behavior of frequency dispersion in C-V characteristics. This method could be employed in calibrating electrical measurements for different MOS structures with thin-oxide and high-k gate dielectrics.
